Applications Engineer Catapult High Level Synthesis Hls Jobs Vacancy in Company
- Applications Engineer Catapult High Level Synthesis Hls
- 10 Jun, 2018 9 days ago
Company urgently required following position for Applications Engineer Catapult High Level Synthesis Hls. Please read this job advertisement carefully before apply. There are some qualifications, experience and skills requirement that the employers require. Does your career history fit these requirements? Ensure you understand the role you are applying for and that it is suited to your skills and qualifications.
Follow the online directions, complete all the necessary fields, and provide all relevant information so your application is submitted correctly. When you click the 'Apply this Job' button (open in new window) you will be taken to the online application form. Here you will be asked to provide personal and contact details, respond to employment-related questions, and show how you meet the key selection criteria.
Applications Engineer Catapult High Level Synthesis Hls Jobs Vacancy in Company Jobs Details:
- Work with the World Trade Sales Organization to drive pre and post-sales technical activities to sell and support High Level Synthesis (HLS) Electronic Design Automation (EDA) tools.
- Territory coverage includes primarily customers in Taiwan.
- Responsible for integrating with a broader team and communicating essential status to a variety of stake holders located in India and other part of the world
- Analyze customer designs leveraging HLS technology and knowledge to produce better design results and enable customer success
- Assist with customer design and verification
- Provide customer training on High Level Synthesis Products
- Perform Beta testing and collaborate with R&D to drive product direction and capabilities of HLS, RTL power optimization and Formal Verification
- Will require up to 15％ total travel within Korea/China or other location in world for support and training purposes
- 學歷限制：大學 以上
- 語言能力：英文 聽:精通 說:精通 讀:精通 寫:精通
- Knowledge of VHDL or Verilog, or SystemVerilog RTL languages for ASIC or FPGA design
- Knowledge of C/C++ is mandatory
- Experience of ASIC or FPGA hardware design and implementation using RTL or HLS tool flows
- Experience of RTL verification flows and methodologies
- Knowledge of Digital Signal Processing would be an added advantage
- Bachelor’s degree or its equivalent in electrical, electronic or computer engineering or a related scientific field
- 5 years of design or application engineering experience in either an RTL or HLS implementation role (design, not verification)
- Ability to work independently with minimal supervision
- Excellent written and verbal communication in English are essential
The ideal candidates are at least:
1. with E.E. background
2. about 5 ~ 8 yrs experience in front end design experience.
3. with C/C++ ability (would be plus)
4. with English ability (incl. speaking and listening)
1. Please send BOTH Chinese and English CV to firstname.lastname@example.org
2. Please be noted 〝ONLY〝 short-list candidates will be contacted. There is no need to re-send the job application for the same position, and no need to send out follow up email.
- 其它方式：1.Please send both your Chinese & English CV to 2.Please be noted ONLY short-list candidates will be